
Micrel, Inc.
KSZ8841-PMQL
October 2007
51
M9999-100407-1.5
Wakeup Frame 2 Byte Mask 1 Register (Offset 0x0246): WF2BM1
This register contains the next 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 17th byte
of the Wake up frame 2; setting bit 15 selects the 32nd byte of the Wake up frame 2.
Bit
Default
R/W
Description
15 - 0
--
RW
WF2BM1
Wake up Frame 2 Byte Mask 1
The next 16 bytes mask covering bytes 17 to 32 of a wake up frame 2
pattern.
Wakeup Frame 2 Byte Mask 2 Register (Offset 0x0248): WF2BM2
This register contains the next 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 33rd byte
of the Wake up frame 2; setting bit 15 selects the 48th byte of the Wake up frame 2.
Bit
Default
R/W
Description
15 - 0
--
RW
WF2BM2
Wake up Frame 2 Byte Mask 2
The next 16 bytes mask covering bytes 33 to 48 of a wake up frame 2
pattern.
Wakeup Frame 2 Byte Mask 3 Register (Offset 0x024A): WF2BM3
This register contains the last 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 49th byte
of the Wake up frame 2; setting bit 15 selects the 64th byte of the Wake up frame 2.
Bit
Default
R/W
Description
15 - 0
--
RW
WF2BM2
Wake up Frame 2 Byte Mask 3
The last 16 bytes mask covering bytes 49 to 64 of a wake up frame 2
pattern.
Wakeup Frame 3 CRC0 Register (Offset 0x0250): WF3CRC0
This register contains the expected CRC values of the Wake up frame 3 pattern.
The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in
the wake up byte mask registers.
Bit
Default
R/W
Description
15 - 0
--
RW
WF3CRC0
Wake up Frame 3 CRC (lower 16 bits)
The expected CRC value of a wake up frame 3 pattern.
Wakeup Frame 3 CRC1 Register (Offset 0x0252): WF3CRC1
This register contains the expected CRC values of the Wake up frame 3 pattern.
The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in
the wake up byte mask registers.
Bit
Default
R/W
Description
15 - 0
--
RW
WF3CRC1
Wake up Frame 3 CRC (upper 16 bits)
The expected CRC value of a wake up frame 3 pattern.